Super high dense cell design for low R DS(ON). Rugged and reliable. Suface Mount Package. ESD Protected.
ID
-19A
R DS(ON) (m Ω) Max
48 @ VGS=10V 78 @ VGS=4.5V
G S
G D.
P-Channel Logic Level Enhancement Mode Field Effect Transistor
Image gallery
TAGS